

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/769,241 01/30		01/30/2004	Mikhail A. Wolf	X-1334 US	8159	
24309	7590	06/30/2005		EXAMINER		
XILINX, I			GUTIERREZ, ANTHONY			
ATTN: LEG 2100 LOGI		ARTMENT	ART UNIT	PAPER NUMBER		
SAN JOSE,	CA 951	24	2857			
				DATE MAILED: 06/30/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

- 4	•
П	Χ
V	$\mathbf{c}$

J.S. Patent and T PTOL-326 (R		tion Summary Pa	rt of Paper No./Mail Date 20050624				
1) Notic 2) Notic 3) Inform Pape	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:					
Attachmen	t(s)						
	oce the attached detailed Office action (0) a list	or the certified copies flot receive	<b>u.</b>				
* c	application from the International Bureau See the attached detailed Office action for a list	, ,,	d				
	3. $\square$ Copies of the certified copies of the prior	ity documents have been receive					
	2. Certified copies of the priority documents		on No				
a)	Aiib)Some " c) None of:  1. ☐ Certified copies of the priority documents	s have been received.	•				
	Acknowledgment is made of a claim for foreign ☐ All b) ☐ Some * c) ☐ None of:	pnority under 35 U.S.C. § 119(a)	-(d) or (f).				
	inder 35 U.S.C. § 119		(1) (0)				
		The state of the s					
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	7 7 7 7					
	Applicant may not request that any objection to the	-···	• •				
10)⊠	The drawing(s) filed on <u>30 January 2004</u> is/are:	•	· · · · · · · · · · · · · · · · · · ·				
9) 🗌	The specification is objected to by the Examine	<b>r.</b>					
Applicati	on Papers	v					
8)	Claim(s) are subject to restriction and/o	r election requirement.					
i	Claim(s) is/are objected to.						
l	Claim(s) <u>1-20</u> is/are rejected.						
5)	Claim(s) is/are allowed.	WIT THORE CONSIDERATION.					
4)⊠	<ul> <li>4) ☑ Claim(s) 1-20 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> </ul>						
_	ion of Claims						
Dic '''							
الا	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
2a)∐ 3) <u></u>	•	action is non-final.	secution as to the morits is				
	Responsive to communication(s) filed on <u>30 Ja</u>						
Status			•				
- Failu Any earn	period for reply is specified above, the maximum statutory period vire to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailinged patent term adjustment. See 37 CFR 1.704(b).	, cause the application to become ABANDONE	D (35 U.S.C. § 133).				
- Exte after - If the	MAILING DATE OF THIS COMMUNICATION.  nsions of time may be available under the provisions of 37 CFR 1.1.  SIX (6) MONTHS from the mailing date of this communication.  period for reply specified above is less than thirty (30) days, a reply	within the statutory minimum of thirty (30) days	s will be considered timely.				
	ORTENED STATUTORY PERIOD FOR REPLY	Y IS SET TO EXPIRE <u>3</u> MONTH(	S) FROM				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address				
		Anthony Gutierrez	2857				
	Office Action Summary	Examiner	Art Unit				
		10/769,241	WOLF, MIKHAIL A.				
		Application No.	Applicant(s)				

Application/Control Number: 10/769,241

Art Unit: 2857

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Bruce, Jr. et al. (US Patent 5, 517, 637).

As to claims 1, 10, 11, 13-18, and 20, Bruce, Jr. et al., discloses a computer-implemented method and system for generating a test program for an integrated circuit design employing a boundary scan implementation, including a BSDL file generator, and including a plurality of boundary scan cells coupled to I/O ports (Title, Abstract, and col. 1, lines 11-50), the method comprising: determining, from a netlist that describes the integrated circuit design, design information including the design architecture and type, name and direction of input and output ports used by the design (col. 3, lines 21-40); generating a current set of verilog test vectors from the design information; simulating the operation of the design using the current set of test vectors and storing result data output during the simulation; generating a new current set of test vectors as a function of the result data; repeating the steps of simulating, storing result data and generating a new current set of test vectors until selected completion criteria are satisfied (col. 4, lines 30-67 and Figs. 1 and 2); and in response to

Application/Control Number: 10/769,241

Art Unit: 2857

the selected completion criteria being satisfied, generating the test program from the result data (col. 6, lines 9-21).

As to claims 2 and 8, Bruce, Jr. et al., discloses storing and using result data indicative of characteristics of design (col. 5, lines 56-65).

As to claim 3, Bruce, Jr. et al., discloses using the stored result data to determine circuit connectivity (col. 5, lines 42-55).

As to claims 4-7, and 9, Bruce, Jr. et al., discloses using the stored result data to map input and output boundary cells to boundary scan access ports (col. 1, lines 18-50, and col. 3, line 41-col. 4, line 16, with respect to the discussion of the boundary scan register as it relates to the input/output, access ports, and cells).

As to claim 12, Bruce, Jr. et al., discloses generating new test vectors that use the identified circuit characteristics (See Fig. 2, boxes 208 and 216).

As to claim 19, Bruce, Jr. et al., discloses that the integrated circuit design includes at least two distinct circuits, each distinct circuit having test I/O ports and associated boundary scan cells coupled thereto, the plurality of boundary scan cells being coupled in a chain with output boundary scan cells from a first one of the at least two distinct circuits being coupled to input boundary scan cells of a second one of the at least two distinct circuits, wherein the storage circuit is adapted to store result data indicative of the chain connectivity of the output boundary scan cells to the input boundary scan cells and wherein the test program generator is adapted to generate the test program as a function of the chain connectivity (col. 1, lines 18-31)

Art Unit: 2857

#### Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

## <u>United States Patents</u>

US 6,721,923 B2 to Fisher, teaches a method for generating IC boundary register data by creating a boundary-scan description language file.

US 6,697,982 B2 to Chakravarthy et al., teaches a method for generating netlist test vectors by stripping references to a pseudo input.

US 6,560,739 B1 to Chung, teaches a mechanism for enabling compliance with IEEE standard 1149.1 for boundary scan designs and tests.

US 6,449,755 B1 to Beausang et al., teaches instruction signature and primary input and primary output extraction within an IEEE1149.1 compliance checker.

US 6,378,094 B1 to Chakraborty et al. teaches a method for testing cluster circuits in a boundary scan environment.

5,497,378 to Amini et al., teaches a method for testing a circuit network having elements testable by different boundary scan standards.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony Gutierrez whose telephone number is (571) 272-2215. The examiner can normally be reached on Monday to Friday.

Art Unit: 2857

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc Hoff can be reached on (571) 272-2216. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Anthony Gutierrez

6/24/05